

CONTENT	SHEET
Cover Sheet, Block diagram	1-2
Intel LGA775 CPU - Signals	3
Intel LGA775 CPU - Power	4
Intel LGA775 CPU - GND	5
Intel Broadwater - CPU	6
Intel Broadwater - Memory	7
Intel Broadwater - PCI Express	8
Intel Broadwater - GND	9
ICH8	10-12
DDR2 DIMM 1 , 2 , 3 & 4	13~15
Clock Gen ICS9LPRS512	16
W83627DHG / LPC	17
PS2 / LPT / COM Port	18
SATA / RTC / FAN Control	19
LAN - INTEL 82562V	20
Azalia Codec (ALC888)	21
PCIE X16 & X1 SLOT	22
PCI SLOT 1 & 2	23
ATX & F_Panel	24
USB Connectors	25
IEEE1394-VIA6307 / 6308	26
MS7 ACPI Controller	27
VRD 11 - ISL6312 (4 Phases)	28
IDE Connector	29
GPIO & JUMPER SETTING	30
Revision History	31
Manual Parts	32
Power Delivery / PWOK / Reset Map	33~35

# MS-7315 P1 uATX Version: 0.A (Dalas)

**CPU:** Intel Pentium 4 Cedar Mill / Prescott , Pentium D Smithfield / Presler and Conroe family processors in LGA775 Package.

## System Chipset:

Intel Broadwater-P (North Bridge)  
Intel ICH8DH (South Bridge)

## On Board Device:

BIOS -- SPI Flash 8M  
Azalia Codec -- ALC888  
LPC Super I/O -- W83627DHG /EHG(Ver:H)  
LAN -- INTEL 82562V (10/100)  
CLOCK Gen -- ICS 9LPRS512 (56pin)  
1394 Controller -- VT6307 / VT6308 (2-port)  
Hi-USB to PATA Bridge -- CY7C68300C-56PVXC (SSOP-56)

## Main Memory:

Dual-channel DDR-II \* 4 (Max 4GB)

## Expansion Slots:

PCI EXPRESS X16 SLOT \*1  
PCI EXPRESS X1 SLOT \* 1  
PCI SLOT \* 2


## Intersil PWM:

Controller: Intersil ISL6312 (4 Phases)  
Driver: Intersil ISL6612

			BOM
A	BW-965P/ICH8DH/W83627EHG/ALC888/82562V/USB to IDE	cfg-A	


MICRO-STAR INT'L CO.,LTD			
MS-7315			
Size Custom	Document Description COVER SHEET		Rev 0.A
Date: Friday, July 07, 2006	Sheet	1	of 35

# Block Diagram



## Board Stack-up


(1080 Prepreg Considerations)



Single End 50ohm Top/Bottom : 4mils  
 USB2.0 - 90ohm : 15/4.5/7.5/4.5/15  
 SATA - 95ohm : 15/4/8/4/15  
 LAN - 100ohm : 15/4/8/4/15  
 PCIE - 95ohm : 15/4/8/4/15  
 IEEE1394 - 110ohm : 15/4/9/4/15  
 IDE : 15/4/8/4/15

## Board Stack-up

(2116 Prepreg Considerations)



Single End 60ohm Top/Bottom : 5mils  
 IEEE1394 - 110ohm Top : 5/7/5  
 PCIE, LAN, SATA - 100ohm Top : 5/6/5  
 USB2.0 - 90ohm Top : 7.5/7.5/7.5













MICRO-STAR INT'L CO.,LTD

MS-7315

Size	Document Description	Rev
Custom	BLOCK DIAGRAM	0.A
Date: Friday, July 07, 2006	Sheet 2 of 35	

### CPU SIGNAL BLOCK





**MICRO-STAR INT'L CO.,LTD**


MS-7315

Size Custom	Document Description <b>LGA775 - SIGNALS</b>	Rev 0.A
Date: Friday, July 07, 2006		Sheet 3 of 35

















V\_1P25\_CORE























Trace length is less than 3inchs to ICH8.



*#Place near the SB*





6/23 UPDATE



MICRO-STAR INT'L CO.,LTD


MS-7315

Size Custom	Document Description <b>ICH8 - LPC, SATA, USB, GPIO</b>	Rev 0.A
Date: Friday, July 07, 2006	Sheet 11 of 35	



ICH 8

PART 3/3



ICH8-DH




MS-7315

Size Custom	Document Description <b>ICH8 - POWER</b>	Rev 0.A
Date: Friday, July 07, 2006		Sheet 12 of 35



ADDRESS: 000  
0xA0

DDRII DIMM\_A1



ADDRESS: 001  
0xA2

DDRII DIMM\_A2

SMBCLK\_DDR R51 33R/2  
SMBDATA\_DDR R55 33R/2

SMBCLK 11,16,17,22,27,29  
SMBDATA 11,16,17,22,27,29



MICRO-STAR INT'L CO.,LTD


MS-7315

Size	Document Description	Rev
Custom	DDR II DIMM 1 & 2	0.A
Date: Friday, July 07, 2006	Sheet 13 of 35	




ADDRESS: 010  
0xA4

## DDRII DIMM\_B1



SMBCLK\_DDR  
SMBDATA\_DDR



ADDRESS: 011  
0xA6


## DDRII DIMM\_B2



MICRO-STAR INT'L CO.,LTD		
MS-7315		
Size	Document Description	Rev
Custom	DDR II DIMM 3 & 4	0.A
Date: Friday, July 07, 2006	Sheet 14	of 35






## DDR II 1.8V POWER...25A



**Layout Note:**



- 1.Add more and more via at MS11's GND
- 2.All small signal shoule be referenced to GND




Size Custom	Document Description <b>DDR II Termination &amp; Power</b>	Rev 0.A
Date: Friday, July 07, 2006		Sheet 15 of 35










## Clock Generator - ICS9LPRS512




### BSEL[0..2] Level Shift




BSEL			TABLE
2			
0	0	0	266 MHz (1066)
0	0	1	133 MHz (533)
0	1	0	200 MHz (800)




### Clock Generator VTT Power Down Block





# SUPER I/O For Winbond W83627DHG /W83627EHG




## LPC Debug Port



## Notice Key




## LPC I/O STRAPPING RESISTOR




RTSA#	L: CFAD-2E	H: CFAD-4E
GP50	L: TTL LEVEL	H: VRM10 LEVEL
SOUTA	L: KBC DISABLE	H: KBC ENABLE
DTRA#	L: DISABLE SPI	H: DIABLE SPI


## Chassis Intrusion




## Voltage Detect



## Temperature Sensor



## Beep




MICRO-STAR INT'L CO.,LTD

MS-7315



Size	Document Description	Rev
Custom	W83627DHG/ LPC	0.A
Date: Friday, July 07, 2006	Sheet 17 of 35	

## SERIAL PORT 1



17 DCDA# <<> DCDA#  
 17 DSR# <<> DSR#  
 17 SINA <<> SINA  
 17 RTSA# <<> RTSA#  
 17 SOUTA <<> SOUTA  
 17 CTSA# <<> CTSA#  
 17 DTRA# <<> DTRA#  
 17 RIA# <<> RIA#




17 PD[7..0] <<> PD[7..0]  
 17 RSLCT <<> RSLCT  
 17 RPE <<> RPE  
 17 RBSY <<> RBSY  
 17 RACK# <<> RACK#  
 17 RSLIN# <<> RSLIN#  
 17 RINIT# <<> RINIT#  
 17 RERR# <<> RERR#  
 17 RAFFD# <<> RAFFD#  
 17 RSTB# <<> RSTB#




## PARALLAL PORT




## PS2 KEYBOARD & MOUSE CONNECTOR




## Mounting Holes



## Optics Orientation Holes



## Simulation




MICRO-STAR INT'L CO.,LTD


MS-7315

Size	Custom	Document Description	Rev
		PS2 / LPT / COM Port	0.A
Date:	Friday, July 07, 2006	Sheet	18 of 35


## SATA CONNECTOR BLOCK




## RTC BLOCK



## CPU FAN




## SYSTEM FAN







## LAN CONNECTOR




YELLOW : For Active/Link




## ALC888 CODEC




## Azalia Front Audio Connector




ALC888 JACK



## SPDIF\_OUT



## AUDIO CODE REGULATORS




**MICRO-STAR INT'L CO.,LTD**

MS-7315



Size Custom	Document Description <b>Azalia CODEC(ALC888)</b>
----------------	---

Rev	0.A
-----	-----

# PCI EXPRESS 16-PORT



# PCI EXPRESS 1-PORT



MICRO-STAR INT'L CO.,LTD


MS-7315

Size	Document Description	Rev
Custom	PCIEX16 & PCIE X1 Slot	0.A
Date:	Friday, July 07, 2006	Sheet 22 of 35



10,26 AD[31..0] << AD[31..0]

10,26 C BE#[3..0] << C BE#[3..0]



The diagram shows the timing of various signals relative to VCC5. The signals are:

- DEVSEL# (1)
- TRDY# (2)
- IRDY# (3)
- FRAME# (4)
- SERR# (6)
- PERR# (7)
- LOCK# (8)
- STOP# (9)
- REQ#64 (R396, 4.7K $\Omega$ /2)
- ACK#64 (R397, 4.7K $\Omega$ /2)

The timing markers are at 10, 10.26, and 10.26 ns. The signals are shown as digital waveforms with timing markers at 10, 10.26, and 10.26 ns. The signals are shown as digital waveforms with timing markers at 10, 10.26, and 10.26 ns.

```


IDSEL = AD17
MASTER = PREQ#1
PIRQ#B

```




Size Custom	Document Description <b>PCI Slot 1 &amp; 2</b>	Rev 0.A
Date: Friday, July 07, 2006		Sheet 23 of 35


## Front Panel




## BUZZER




## IDE LED



## SERIAL ATA LED



## ATX CONNECTOR



MICRO-STAR INT'L CO.,LTD

MS-7315

Size	Document Description	Rev
Custom	ATX & F_Panel	0.A
Date: Friday, July 07, 2006	Sheet 24 of 35	

Rear USB Port 0 , 1 , 4 , 5 Circuit

Front USB Port 4, 5, 6, 7 Circuit

POWER CIRCUIT FOR USB PORT 1,5

POWER CIRCUIT FOR USB PORT 4,5


POWER CIRCUIT FOR USB PORT 6,7

REAR USB CONNECTOR FOR USB PORT 1,5











FRONT USB CONNECTOR FOR USB PORT 2,3

FRONT USB CONNECTOR FOR USB PORT 6,7




POWER CIRCUIT FOR USB PORT 0,4



REAR USB CONNECTOR FOR USB PORT 0,4





# IEEE-1394




NEAR EACH POWER PIN


10,23 AD[31:0] AD[31:0]  
10,23 C\_BE#[3:0] C\_BE#[3:0]




## REAR 1394 PORT



## FRONT 1394 PORT



## 1394-EEPROM 24C02



10,23 PAR FRAME# 123 PAR FRAME#  
10,23 IRDY# 124 IRDY#  
10,23 TRDY# 126 TRDY#  
10,23 STOP# 128 STOP#  
10,23 DEVSEL# 129 DEVSEL#  
10,23 PREQ#3 96 PREQ#3  
10,23 PGNT#3 95 PGNT#3  
10,23 PERR# 2 PERR#  
10,23 PIRQ#D 91 PIRQ#D  
16 1394\_PCLK 1394\_PCLK  
10,23 PCIRST\_ICH# 92 PCIRST#  
10,23 PCIME# 37 PCIME#

Stuff for VT6307  
Empty for VT6308

Stuff for VT6307  
Empty for VT6308

Stuff for VT6308  
PWRDET\_VCC

For VT6307  
X\_0R/2

Stuff for VT6308  
REG\_FB R247 0R/2  
C248 C0.1U16Y2




MICRO-STAR INT'L CO.,LTD


MS-7315

Size	Document Description	Rev
Custom	IEEE-1394 VT6307 / 6308	0.A
Date:	Wednesday, July 12, 2006	Sheet 26 of 35


## ACPI Controller MS-7







### 3VSB MODE SELECT





## DDR I & DDR II VOLT SELECT




**V\_FSB\_VTT 6.2A**



V\_1P25\_CORE POWER...21.34A + (3.8A


$$V_{1P5\_ICH...2A} + 1.17A$$


V\_1P05\_ICH...1.17A





**Layout Note:**

- 1.Add more and more via at MS11's GND
- 2.All small signal shoule be referenced to GND


# Voltage Regular Module

N-P0903BDG\_TO252  
P75N02LDG/TO252  
C100U2SP  
CD560U40S-2  
1800UF/6.3V  
0.25uH/40A  
CH-1.1U25A-LF  
CD1000U16EL20-2


mosfet/n-channel, P0903BDG, SMT/TO252, Rds(on)=9.5mΩ(10V/25A), Vgs(on)=1~3V, Id=50A, Ciss=1800pF, Qg=50nC, Vds=25V, Vgs=±20V, RoHS compliance  
mosfet/n-channel, P75N02LDG, SMT/TO252, Rds(on)=7mΩ(10V, 30A), Vgs(on)=1~3V, Id=75A, Ciss=5000pF, Qg=140nC, Vds=25V, Vgs=±20V, RoHS compliance  
ESR<13mΩ, Ripple cur.<2.7A, LC<12uA, 105C  
CAP, OS-CON, 560u/4V, Dip-2/8\*9/3.5mm, ESR<7mohm, Ripplecur.=6100mA, Lc. <500uA, SPEC series, RoHS compliance  
ESR<12mΩ, Ripplecur<2350mA, 105C, longlife change from 2000hrs to 3000hrs, KZJ series  
, IND CHOKE, 0.25uH, 20%, DIP/8.5mm, 40A, 0.6mOhm, , , PEW, FERRITE, SQUARE, RoHS COMPLIANCE  
IND CHOKE, 1.1uH, 20%, DIP/9mm, 25A, 1.4mOhm, 5.5T, 0.9mmx3, PEW, IRON, , LEAD FREE  
CAP, EL, 1000u, 16V, Dip-8x20/3.5mm, 20%, 12mOhm, 2350mA, 105C, 3000hrs, RoHS COMPLIANCE




## OS-CON Capacitors



## SP Capacitors



## EL Capacitors







## ICH8

GPIO	Alt Func	Pin	I/O/NC	Power	PU	SMI	Tol	Default	Signal Name
GPIO[0]	unmuxed		I/O	Core	Y	Y	3.3V	GPI	SIO SMI#
GPIO[1]	TACH1		I/O	Core	Y	Y	3.3V	GPI	SFAN TACH
GPIO[5:2]	PIRQ[H:E]#		I/OD	Core	Y	Y	5V	GPI	PIRQ#[H:E]
GPIO[7:6]	TACH[3:2]		I/O	Core	Y	Y	3.3V	GPI	GPIO [7:6]
GPIO[8]	unmuxed		I/O	Resume	Y	Y	3.3V	GPI	SIO PME#
GPIO[9]	WOL EN		I/O	Resume	Y	Y	3.3V	Native	GPIO 9
GPIO[10]	CLGPIO1		I/O	Resume	Y	Y	3.3V	GPI	GPIO 10
GPIO[11]	SMBALERT#		I/O	Resume	Y	Y	3.3V	Native	SMB ALERT#
GPIO[12]	unmuxed		I/O	Resume	Y	Y	3.3V	GPI	ATADET0
GPIO[13]	unmuxed		I/O	Resume	Y	Y	3.3V	GPI	CLEAR CMOS#
GPIO[14]	CLGPIO2		I/O	Resume	Y	Y	3.3V	GPI	GPIO 14
GPIO[15]	unmuxed		I/O	Resume			3.3V	GPO	
GPIO[16]	unmuxed		I/O	Core			3.3V	GPO	
GPIO[17]	TACH0		I/O	Core	Y		3.3V	GPI	CFAN TACH
GPIO[18]	unmuxed		I/O	Core			3.3V	GPO	
GPIO[19]	SATA1GP		I/O	Core	Y		3.3V	GPI	GPIO 19
GPIO[20]	unmuxed		I/O	Core			3.3V	GPO	
GPIO[21]	SATA0GP		I/O	Core	Y		3.3V	GPI	GPIO 21
GPIO[22]	SCLOCK		I/O	Core	Y		3.3V	GPI	GPIO 22
GPIO[23]	LDRQ1#		I/O	Core	Y		3.3V	Native	LDRQ 1#
GPIO[24]	CLGPIO0		I/O	Resume			3.3V	GPO	
GPIO[25]	unmuxed		I/O	Resume			3.3V	Native	FRONT IO#
GPIO[26]	S4 STATE#		I/O	Resume			3.3V	GPO	
GPIO[27]	EL STATE0		I/O	Resume			3.3V	GPO	
GPIO[28]	EL STATE1		I/O	Resume			3.3V	GPO	
GPIO[29]	OC5#		I/O	Resume	Y		3.3V	Native	OC#2
GPIO[30]	OC6#		I/O	Resume	Y		3.3V	Native	OC#3
GPIO[31]	OC7#		I/O	Resume	Y		3.3V	Native	OC#3
GPIO[32]	unmuxed		I/O	Core			3.3V	GPO	SPI WP#
GPIO[33]	unmuxed		I/O	Core			3.3V	GPO	SPI HOLD GPO#
GPIO[34]	unmuxed		I/O	Core			3.3V	GPO	
GPIO[35]	SATACLKREQ#		I/O	Core			3.3V	GPO	
GPIO[36]	SATA2GP		I/O	Core	Y		3.3V	GPI	GPIO 36
GPIO[37]	SATA3GP		I/O	Core	Y		3.3V	GPI	GPIO 37
GPIO[38]	SLOAD		I/O	Core	Y		3.3V	GPI	GPIO 38
GPIO[39]	SDATAOUT0		I/O	Core	Y		3.3V	GPI	GPIO 39
GPIO[43:40]	OC[4:1]#		I/O	Resume	Y		3.3V	Native	OC#1;OC#2
GPIO[47:44]	NA		NA	NA			NA	NA	Not implemented
GPIO[48]	SDATAOUT1		I/O	Core	Y		3.3V	GPI	GPIO 48
GPIO[49]	CPUPWRGD		I/O	V CPU IO			CPU	Native	H PWRGD
GPIO[50]	REQ1#		I/O	Core	Y		5.5V	Native	PREQ#1
GPIO[51]	GNT1#		I/O	Core			3.3V	Native	PGNT#1
GPIO[52]	REQ2#		I/O	Core	Y		5.5V	Native	PREQ#2
GPIO[53]	GNT2#		I/O	Core			3.3V	Native	PGNT#2
GPIO[54]	REQ3#		I/O	Core	Y		5.5V	Native	PREQ#3
GPIO[55]	GNT3#		I/O	Core			3.3V	Native	PGNT#3

## PCI Config.

DEVICE	MCP1 INT Pin	REQ#/GNT#	IDSEL	CLOCK
PCI Slot 1	PIRQ#A PIRQ#B PIRQ#C PIRQ#D	PREQ#0 PGNT#0	AD16	PCI_CLK1
PCI Slot 2	PIRQ#B PIRQ#C PIRQ#D PIRQ#A	PREQ#1 PGNT#1	AD17	PCI_CLK2
LAN	PIRQ#C	PREQ#2 PGNT#2	AD18	LAN_PCLK
1394	PIRQ#D	PREQ#3 PGNT#3	AD19	1394_PCLK

## PCI RESET DEVICE

Signals	Target
PCIRST#1	PCI_E X16 & PCI_E X1
PCIRST#2	SIO, FWH
PCIRST#3	PCI SLOT1&2(OPTION) , IDE
PCIRST_ICH8#	PCI SLOT1&2(OPTION) , 1394
HD_RST#	Primary IDE
PLTRST#	MS7 ,GMCH


## DDRII DIMM Config.

DEVICE	ADDRESS	CLOCK
DIMM 1	A0H	MCLK_A0/MCLK_A#0 MCLK_A1/MCLK_A#1 MCLK_A2/MCLK_A#2
DIMM 2	A1H	MCLK_A3/MCLK_A#3 MCLK_A4/MCLK_A#4 MCLK_A5/MCLK_A#5
DIMM 3	A2H	MCLK_B0/MCLK_B#0 MCLK_B1/MCLK_B#1 MCLK_B2/MCLK_B#2
DIMM 4	A3H	MCLK_B3/MCLK_B#3 MCLK_B4/MCLK_B#4 MCLK_B5/MCLK_B#5

## JUMPER SETTING

<b>JBAT1</b>	(1-2) NORMAL	(2-3) CLEAR
--------------	--------------	-------------

MS7315-0.1 modify:

	MICRO-STAR INT'L CO.,LTD		
	MS-7315		
Size Custom	Document Description <a href="#">Revision History</a>		Rev 0.A
Date: Friday, July 07, 2006		Sheet 31 of 35	